The PAC-SYSCLK5620AV是一个评估电路板 which allows the设计er to quickly configure和evaluate the ispClock5620 on a fully assembled printed circuit电路板. The four layer电路板 支持 a 100引脚TQFP封装, a针座 用于user I/O和a JTAG编程cable 连接器. SMA 连接器 are installed to provide high 信号integrity access to selected高速I/O 信号s. JTAG编程信号s can be generated by using an ispDOWNLOAD编程cable connected between the 评估电路板和a PC's parallel (printer)端口. All user 可编程 features of the ispPAC-CLK5620A can be easily configured using PAC设计er 软件. The ispDOWNLOAD cable can be used to program the ispClock5620A which is provided on the 评估电路板. This cable plugs into a PC 兼容原型's parallel端口 连接器和包括 active buffer circuitry inside its DB 25 连接器 housing.
(EN)
